



The following document contains information on Spansion memory products.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.





THIS PAGE LEFT INTENTIONALLY BLANK.

SF29F010B

SF 🕽

1 Megabit (128 K x 8-bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory

DISTINCTIVE CHARACTERISTICS

Single power supply operation

- 5.0 V ± 10% for read, erase, and program operations
- Simplifies system-level power requirements

Manufactured on 0.32 µm process technology

- Compatible with Am29F010 and Am29F010A device
- High performance
 - 45 ns maximum access time

Low power consumption

- 12 mA typical active read current
- 30 mA typical program/erase current
- <1 µAtypical standby current

Flexible sector architecture

- Eight 16 Kbyte sectors
- Any combination of sectors can be erased
- Supports full chip erase

Sector protection

- Hardware-based feature that disables/reenables program and erase operations in any combination of sectors
- Sector protection/unprotection can be implemented using standard PROM programming equipment

Embedded Algorithms

- Embedded Erase algorithm automatically pre-programs and erases the chip or any combination of designated sector
- Embedded Program algorithm automatically programs and verifies data at specified address
- Erase Suspend/Resume
 - Supports reading data from a sector not being erased
- Minimum 1 million erase cycles guaranteed per sector
- 20-year data retention at 125° C
 - Reliable operation for the life of the system
- Package options
 - 32-pin PLCC
 - 32-pin TSOP
 - 32-pin PDIP
- Compatible with JEDEC standards
 - Pinout and software compatible with single-power-supply flash
 - Superior inadvertent write protection
- Data# Polling and Toggle Bits
 - Provides a software method of detecting program or erase cycle completion

GENERAL DESCRIPTION

The SF29F010B is a 1 Mbit, 5.0 Volt-only Flash memory organized as 131,072 bytes. The SF29F010B is offered in 32-pin PDIP, PLCC and TSOP packages. The byte-wide data appears on DQ0-DQ7. The device is designed to be programmed in-system with the standard system 5.0 VoltVcc supply. A 12.0 voltVPP is not required for program or erase operations. The device can also be programmed or erased in standard EPROM programmers.

This device is manufactured using AMD's 0.32 μ m process technology, and offers all the features and benefits of the Am29F010 and Am29F010A.

The standard device offers access times of 45, 55, 70, 90, and 120 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 5.0 volt power sup-ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This invokes the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This invokes the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is erased when shipped from the factory.

The hardware data protection measures include a low Vcc detector automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory, and is implemented using standard EPROM programmers.

The system can place the device into the **standby mode**. Power consumption is greatly reduced in this mode.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

TABLE OF CONTENTS

General Description 2 Product Selector Guide 4
Block Diagram
Connection Diagrams
Pin Configuration
Logic Symbol
Ordering Information
Standard Products 6
Device Bus Operations7
Table 1. SF29F010B Device Bus Operations
Requirements for Reading Array Data 7
Writing Commands/Command Sequences
Program and Erase Operation Status
Standby Mode
Output Disable Mode
Autoselect Mode
Table 3. SF29F010B Autoselect Codes (High Voltage Method) 9
Sector Protection/Unprotection
Hardware Data Protection9
Command Definitions 10
Reading Array Data 10
Reset Command
Autoselect Command Sequence 10
Byte Program Command Sequence
Figure 1. Program Operation
Chip Erase Command Sequence
Erase Suspend/Erase Resume Commands
Figure 2. Erase Operation
Table 4. SF29F010B Command Definitions
Write Operation Status 14
DQ7: Data# Polling 14
Figure 3. Data# Polling Algorithm
DQ6: Toggle Bit I 14


Reading Toggle Bit DQ6	15
Figure 4. Toggle Bit Algorithm	
DQ5: Exceeded Timing Limits	. 15
DQ3: Sector Erase Timer	16
Table 5. Write Operation Status	16
Absolute Maximum Ratings	17
Figure 5. Maximum Negative Overshoot Waveform	. 17
Figure 6. Maximum Positive Overshoot Waveform	. 17
Operating Ranges	
DC Characteristics	18
Test Conditions	20
Figure 7. Test Setup	. 20
Table 6. Test Specifications	
Key to Switching Waveforms	
AC Characteristics	
Figure 8. Read Operations Timings	
Erase and Program Operations	
Figure 9. Program Operation Timings	
Figure 10. Chip/Sector Erase Operation Timings	
Figure 11. Data# Polling Timings (During Embedded Algorithms)	
Figure 12. Toggle Bit Timings (During Embedded Algorithms) Erase and Program Operations	24
Figure 13. Alternate CE# Controlled Write Operation Timings Erase and Programming Performance	
Latchup Characteristic	
TSOP Pin Capacitance PLCC and PDIP Pin Capacitance	
Data Retention	27
Physical Dimensions	
PD 032—32-Pin Plastic DIP	
PL 032-32-Pin Plastic Leaded Chip Carrier	
TS 032—32-Pin Standard Thin Small Outline Package	
Revision Summary	31

PRODUCT SELECTOR GUIDE


Family Part Num	per	SF29F010B							
Spood Option	Vcc = 5.0 V ± 5%	-45							
Speed Option $V_{CC} = 5.0 \text{ V} \pm 10\%$			-55	-70	-90	-120			
Max Access Time	(ns)	45	55	70	90	120			
CE# Access (ns)		45	55	70	90	120			
OE# Access (ns)	25	30	30	35	50				

Note: See the AC Characteristics section for full specifications.

BLOCK DIAGRAM




CONNECTION DIAGRAMS



PIN CONFIGURATION

A0-A16	=	17 Addresses
DQ0-DQ7	=	8 Data Inputs/Outputs
CE#	=	Chip Enable
OE#	=	Output Enable
WE#	=	Write Enable
Vcc	=	+5.0 Volt Single Power Supply (See Product Selector Guide for speed options and voltage supply tolerances)
Vss	=	Device Ground
NC	=	Pin Not Connected Internally


LOGIC SYMBOL



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



1 Megabit (128 K x 8-Bit) CMOS Flash Memory 5.0 Volt-only Read, Program, and Erase

Valid Combir	Vcc Voltage	
SF29F010B-45	PC, PI, PE	5.0 V ± 5%
SF29F010B-55	JC, JI, JE, EC, EI, EE,	
SF29F010B-70	ED, EF, EK PD, PF, PK JD, JF, JK	
SF29F010B-90 SF29F010B-120	PC, PI, PE JC, JI, JE, EC, EI, EE, ED, EF, EK PD, PF, PK JD, JF, JK	5.0 V ± 10%

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. SF29F010B Device Bus Operations

Operation	CE#	OE#	WE#	Addresses (Note 1)	DQ0–DQ7
Read	L	L	Н	Ain	Dout
Write	L	Н	L	Ain	Din
Standby	Vcc ± 0.5 V	х	х	Х	High-Z
Output Disable	L	Н	Н	Х	High-Z
Hardware Reset	х	х	х	Х	High-Z

Legend:

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 12.0 \pm 0.5$ V, X = Don'tCare, $A_{IN} = Addresses In$, $D_{IN} = Data In$, $D_{OUT} = Data Out$ Notes:

1. Addresses are A16:A0.

2. The sector protect and sector unprotect functions must be implemented via programming equipment. See the "Sector Protection/Unprotection" section.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL} . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at VIH.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to VIL, and OE# to VIH.

An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. See the "Command Definitions" section for details on erasing a sector or the entire chip.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" and "Autoselect Command Sequence" sections for more information.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I_{CC} read specifications apply. Refer to "Write Operation Status" for more information, and to each AC Characteristics section in the appropriate data sheet for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input. The device enters the CMOS standby mode when the CE# pin is held at Vcc \pm 0.5 V. (Note that this is a more restricted voltage range than VIH.) The device enters the TTL standby mode when CE# is held at VIH. The device requires the standard access time (t_{CE}) before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 ${\sf I}_{\rm CC3}$ in the DC Characteristics tables represents the standby current specification.

Output Disable Mode

When the OE# input is at VIH, output from the device is disabled. The output pins are placed in the high impedance state.

Sector	A16	A15	A14	Address Range
SA0	0	0	0	00000h-03FFFh
SA1	0	0	1	04000h-07FFFh
SA2	0	1	0	08000h-0BFFFh
SA3	0	1	1	0C000h-0FFFFh
SA4	1	0	0	10000h-13FFFh
SA5	1	0	1	14000h-17FFFh
SA6	1	1	0	18000h-1BFFFh
SA7	1	1	1	1C000h-1FFFFh

Table 2. SF29F010B Sector Addresses Table

Note: All sectors are 16 Kbytes in size.

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires VID on address pin A9. Address pins A6, A1, and A0 must be as shown in Autoselect Codes (High Voltage Method) table. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require V_{ID} . See "Command Definitions" for details on using the autoselect mode.

Description	CE#	OE#	WE#	A16 to A14	A13 to A10	A 9	A8 to A7	A6	A5 to A2	A1	A0	DQ7 to DQ0		
Manufacturer ID: AMD	L	L	н	х	х	Vid	Х	L	Х	L	L	01h		
Device ID: SF29F010B	L	L	н	х	х	Vid	х	L	х	L	н	20h		
					V		V	L						01h (protected)
Sector Protection Verification			H	SA	X	Vid) X		Х	Н	L	00h (unprotected		

 Table 3.
 SF29F010B Autoselect Codes (High Voltage Method)

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

Sector protection/unprotection must be implemented using programming equipment. The procedure requires a high voltage (V_{ID}) on address pin A9 and the control pins. Details on this method are provided in a supplement, publication number 22337. Contact an AMD representative to obtain a copy of the appropriate document.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash[™] Service. Contact an AMD representative for details.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during Vcc power-up and power-down transitions, or from system noise.

Low VCC Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not ac cept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until VCC is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent uninten tional writes when VCC is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# = VIL and OE# = VIH during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data.

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data.

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires VID on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h or retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in returns 01h if that sector is protected, or 00h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Byte Program Command Sequence


Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. The Command Definitions take shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. See "Write Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".





Note: See the appropriate Command Definitions table for program command sequence.



Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored.

The system can determine the status of the erase operation by using DQ7 or DQ6. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 2 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 µs, the system need not monitor DQ3. Any command during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, all other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7 or DQ6. Refer to "Write Operation Status" for information on these status bits.

Figure 2 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 μ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the system can read array data from any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7 to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend

mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



Notes:

- 1. See the appropriate Command Definitions table for erase command sequence.
- 2. See "DQ3: Sector Erase Timer" for more information.

Figure 2. Erase Operation

Command Definitions

				Bus Cycles (Notes 2-3)										
Command Sequence (Note 1)		les	Fir	st	Seco	ond	Thi	rd	Fo	urth	Fif	ťth	Six	th
		Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 4)		1	RA	RD										
Reset (Note 5)	1	xxxx	F0										
Reset (Note 6)	3	555	AA	2AA	55	555	F0						
	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01				
Autoselect (Note 7)	Device ID	4	555	AA	2AA	55	555	90	X01	20				
	Sector Protect Verify								(SA)	00				
	(Note 8)	4	555	AA	2AA	55	555	90	X02	01				
Program	Program		555	AA	2AA	55	555	A0	PA	PD				
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Erase Suspend (Note 9)		1	ххх	B0										
Erase Resume	e (Note 10)	1	xxx	30										

Table 4. SF29F010B Command Definitions

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except when reading array or autoselect data, all command bus cycles are write operations.
- 4. No unlock or command cycles required when reading array data.
- 5. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
- 6. The device accepts the three-cycle reset command sequence for backward compatibility.

PD = Data to be programmed at location *PA*. Data latches on the rising edge of *WE*# or *CE*# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A16–A14 uniquely select any sector.

- 7. The fourth cycle of the autoselect command sequence is a read operation.
- The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- 9. The system may read in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 10. The Erase Resume command is valid only during the Erase Suspend mode.

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ3, DQ5, DQ6, and DQ7. Table 5 and the following subsections describe the functions of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

DQ7: Data# Polling

SF

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 2 μ s, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, Data# Polling produces a "1" on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. The Data# Polling Timings (During Embedded Algorithms) figure in the "AC Characteristics" section illustrates this.

Table 5 shows the outputs for Data# Polling on DQ7. Figure 3 shows the Data# Polling algorithm.



Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sectorselected for erasure. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.



DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

If a program address falls within a protected sector, DQ6 toggles for approximately 2 μ s after the program command sequence is written, then returns to reading array data.


The Write Operation Status table shows the outputs for Toggle Bit I on DQ6. Refer to Figure 4 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the "AC Characteristics" section for the timing diagram.

Reading Toggle Bit DQ6

Refer to Figure 4 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, deter mining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start



Notes:

- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 4).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

SF

Figure 4. Toggle Bit Algorithm

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a** "0" back to a "1." Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." The system may ignore DQ3 if the sys-

tem can guarantee that the time between additional sector erase commands will always be less than 50 μ s. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 5 shows the outputs for DQ3.

Table 5. Write Operation Status

	Operation	DQ7 (Note 1)	DQ6	DQ5 (Note 2)	DQ3
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A
Mode Embedded Erase Algorithm		0	Toggle	0	1
Erase	Reading within Erase Suspended Sector	1	No toggle	0	N/A
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data

Notes:

1. DQ7 requires a valid address when reading status information. Refer to the appropriate subsection for further details.

2. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.

ABSOLUTE MAXIMUM RATINGS


Storage Temperature

Plastic Packages65, C to +125, C
Ambient Temperature with Power Applied
Voltage with Respect to Ground
V _{CC} (Note 1)2.0 V to +7.0 V
A9 (Note 2)2.0 V to +13.0 V
All other pins (Note 1)2.0 V to +7.0 V
Output Short Circuit Current (Note 3) 200 mA
N - 4

Notes:


- Minimum DC voltage on input or I/Opin is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 5. Maximum DC voltage on input and I/Opins is V_{CC} + 0.5 V. During voltage transitions, input and I/Opins may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See Figure 6.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 5. Maximum DC input voltage on A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- 3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



SF

Figure 5. Maximum Negative Overshoot Waveform





OPERATING RANGES

Commercial (C) Devices
Ambient Temperature $(T_A) \dots \dots \dots 0$ C to +70 C
Industrial (I) Devices
Ambient Temperature $(T_A) \dots -40$, C to +85, C
Extended (E) Devices
Ambient Temperature $(T_A) \dots -55$, C to +125, C
VCC Supply Voltages
V_{CC} for ±5% devices+4.75 V to +5.25 V
V_{CC} for ±10% devices
Operating ranges define those limits between which the

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS

TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Description	Min	Тур	Max	Unit
ILI	Input Load Current	VIN = Vss to Vcc, Vcc = Vcc Max			±1.0	μA
I _{LIT}	A9 Input Load Current	Vcc = Vcc Max, A9 = 12.5 V			50	μA
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max			±1.0	μA
I _{CC1}	Vcc Active Read Current (Notes 1, 2)	CE# = VIL, OE# = VIH		12	30	mA
I _{CC2}	Vcc Active Write Current (Notes 2, 3, 4)	CE# = VIL, OE# = VIH		30	40	mA
I _{CC3}	Vcc Standby Current	CE# and OE# = VIH		0.4	1.0	mA
VIL	Input Low Voltage		-0.5		0.8	V
Vін	Input High Voltage		2.0		Vcc + 0.5	V
Vid	Voltage for Autoselect and Sector Protect	Vcc = 5.0 V	10.5		12.5	V
Vol	Output Low Voltage	I _{OL} = 12 mA, V _{CC} = V _{CC} Min			0.45	V
Vон	Output High Voltage	I _{OH} = –2.5 mA, VCC = VCC Min	2.4			V
Vlko	Low Vcc Lock-out Voltage		3.2		4.2	V

Notes:

1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH}.

2. Maximum I_{CC} specifications are tested with Vcc=Vccmax.

3. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.

4. Not 100% tested.

DC CHARACTERISTICS (CONTINUED) CMOS Compatible

Parameter Symbol	Parameter Description	Test Description	Min	Тур	Max	Unit
ILI	Input Load Current	VIN = Vss to Vcc, Vcc = Vcc Max			±1.0	μA
ILIT	A9 Input Load Current	Vcc = Vcc Max, A9 = 12.5 V			50	μA
I _{LO}	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max			±1.0	μA
I _{CC1}	Vcc Active Current (Notes 1, 2)	CE# = VIL, OE# = VIн		12	30	mA
I _{CC2}	Vcc Active Current (Notes 2, 3, 4)	CE# = V _{IL,} OE# = VIH		30	40	mA
I _{CC3}	Vcc Standby Current (Note 5)	CE# = Vcc ± 0.5 V, OE# = Vін		1	5	μA
VIL	Input Low Voltage		-0.5		0.8	V
VIH	Input High Voltage		0.7 x Vcc		Vcc + 0.3	V
Vid	Voltage for Autoselect and Sector Protect	V _{CC} = 5.25 V	10.5		12.5	V
Vol	Output Low Voltage	I _{OL} = 12 mA, V _{CC} = V _{CC} Min			0.45	V
Vон1		I _{OH} = –2.5 mA, Vcc = Vcc Min	0.85 Vcc			V
Vон2	Output High Voltage	I _{OH} = –100 μA, Vcc = Vcc Min	Vcc - 0.4			V
Vlko	Low Vcc Lock-out Voltage		3.2		4.2	V

Notes:

1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at VIH.

- 2. Maximum I_{CC} specifications are tested with Vcc=Vccmax.
- 3. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.
- 4. Not 100% tested.
- 5. $I_{CC3} = 20 \,\mu A \,max \,at \,extended \,temperatures (> +85^{\circ}C).$

SF₂

TEST CONDITIONS




Figure 7. Test Setup

Table 6.	Test Specifi	cations
----------	--------------	---------

Test Condition	-45	All others	Unit
Output Load	1	TTL gate	
Output Load Capacitance, CL (including jig capacitance)	30	100	pF
Input Rise and Fall Times	5	20	ns
Input Pulse Levels	0.0–3.0	0.45–2.4	V
Input timing measurement reference levels	1.5	0.8	V
Output timing measurement reference levels	1.5	2.0	V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS				
		Steady				
	Ch	anging from H to L				
	Ch	anging from L to H				
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown				
$\Sigma \in \mathbb{K}$	Does Not Apply	Center Line is High Impedance State (High Z)				

AC CHARACTERISTICS Read-only Operations Characteristics

	meter nbol				Speed Options					
JEDEC	Std	Parameter Description	Test Setup		-45	-55	-70	-90	-120	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (Note 1)		Min	45	55	70	90	120	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	CE# = VIL OE# = VIL	Max	45	55	70	90	120	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	OE# = VIL	Max	45	55	70	90	120	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay		Max	25	30	30	35	50	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High Z (Note 1)		Max	10	15	20	20	30	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z (Note 1)		Max	10	15	20	20	30	ns
			Read	Min			0			ns
	t _{OEH}	Output Enable Hold Time (Note 1)	Toggle and Data Polling	Min	10		ns			
t _{AXQX}	t _{OH}	Output Hold Time From Addresses CE# or OE#, Whichever Occurs First		Min			0			ns

Notes:

1. Not 100% tested.

2. See Figure 7 and Table 6 for test specifications.




Figure 8. Read Operations Timings

AC CHARACTERISTICS Erase and Program Operations

Paramete	er Symbol				Sp	eed Opti	ons		
JEDEC	Std	Parameter Description		-45	-55	-70	-90	-120	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	45	55	70	90	120	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min			0			ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	35	45	45	45	50	ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	20	20	30	45	50	ns
t _{WHDX}	t _{DH}	Data Hold Time	Min	0			ns		
	t _{OES}	Output Enable Setup Time	Min	0				ns	
t _{GHWL}	t _{GHWL}	Read Recover Time Before Write (OE# High to WE# Low)	Min	0			ns		
t _{ELWL}	t _{CS}	CE# Setup Time	Min			0			ns
t _{WHEH}	t _{CH}	CE# Hold Time	Min			0			ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min	25	30	35	45	50	ns
t _{WHWL}	t _{WPH}	Write Pulse Width High	Min	20			ns		
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation (Note 2)	Тур	7		μs			
t _{WHWH2}	t _{WHWH2}	Chip/Sector Erase Operation (Note 2)	Тур	1.0			sec		
	t _{VCS}	VCC Set Up Time (Note 1)	Min			50			μs


Notes:

1. Not 100% tested.


2. See the "Erase and Programming Performance" section for more informaiton.



AC CHARACTERISTICS




Note: PA = program address, PD = program data, D_{OUT} is the true data at the program address. **Figure 9. Program Operation Timings**




Note: SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status"). Figure 10. Chip/Sector Erase Operation Timings


AC CHARACTERISTICS

SF



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.





Note: VA = Valid address; not required forDQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 12. Toggle Bit Timings (During Embedded Algorithms)

AC CHARACTERISTICS Erase and Program Operations

Alternate CE# Controlled Writes


Paramet	ter Symbol				Sp	eed Opti	ons		
JEDEC	Standard	Parameter Description		-45	-55	-70	-90	-120	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	45	55	70	90	120	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min			0	1		ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	35	45	45	45	50	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	20	20	30	45	50	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0			ns		
	t _{OES}	Output Enable Setup Time (Note 1)	Min	0			ns		
t _{GHEL}	t _{GHEL}	Read Recover Time Before Write	Min			0			ns
t _{WLEL}	t _{WS}	WE# Setup Time	Min			0			ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min			0			ns
t _{ELEH}	t _{CP}	CE# Pulse Width	Min	25	30	35	45	50	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High	Min	20		1	ns		
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation (Note 2)	Тур	7			μs		
t _{WHWH2}	t _{WHWH2}	Chip/Sector Erase Operation (Note 2)	Тур			1.0			sec

Notes:

1. Not 100% tested.

2. See the "Erase and Programming Performance" section for more information.

AC CHARACTERISTICS



Notes:

- 1. PA = Program Address, PD = Program Data, SA = Sector Address, DQ7# = Complement of Data Input, DOUT = Array Data.
- 2. Figure indicates the last two bus cycles of the command sequence.

Figure 13. Alternate CE# Controlled Write Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

		Limits		
Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Chip/Sector Erase Time	1.0	15	sec	Excludes 00h programming prior to erasure (Note 4)
Byte Programming Time	7	300	μs	Excludes system-level overhead
Chip Programming Time (Note 3)	0.9	6.25	sec	(Note 5)

Notes:

- 1. Typical program and erase times assume the following conditions: 25, C, 5.0 V V_{CC}, 1 million cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90° C, $V_{CC} = 4.5 V (4.75 V for -45)$, 100,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set DQ5 = 1. See the section on DQ5 for further information.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 4 for further information on command definitions.
- 6. The device has a minimum guaranteed erase cycle endurance of 1 million cycles.

26

LATCHUP CHARACTERISTIC

Parameter Description	Min	Мах
Input Voltage with respect to Vss on I/O pins	–1.0 V	Vcc + 1.0 V
Vcc Current	–100 mA	+100 mA

Note: Includes all pins except Vcc. Test conditions: Vcc = 5.0 Volt, one pin at a time.

TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	6	7.5	pF
Соит	Output Capacitance	Vout = 0	8.5	12	pF
CIN2	Control Pin Capacitance	VIN = 0	7.5	9	pF

Notes:

1. Sampled, not 100% tested.

2. Test conditions $T_A = 25$, C, f = 1.0 MHz.

PLCC AND PDIP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	4	6	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	Control Pin Capacitance	Vpp = 0	8	12	pF

Notes:

1. Sampled, not 100% tested.


2. Test conditions TA = 25. C, f = 1.0 MHz.

DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
	150, C	10	Years
Minimum Pattern Data Retention Time	125, C	20	Years

SF₂

PHYSICAL DIMENSIONS PD 032—32-Pin Plastic DIP




Dwg rev AD; 10/99


PACKAGE	PD 032	
JEDEC	MD-015(G)AP	
SYMBOL	MIN	MAX
А	.140	.225
b	.016	.022
b1	.045	.065
С	.009	.015
D	1.640	1.670
E1	,530	.580
E	,600	.625
e	.090	.110
L	.120	.150
Q	.015	.060
S1	.005	-
е _В	.630	.700
N	32	
($\alpha_1^{-}\alpha_2^{-}$)	0°	10°
(α ₁ ,α ₂)	0°	15°


NOTES:


- 1. ALL DIMENSIONS ARE GIVEN IN INCHES.
- 2. A NOTCH, TAB, OR PIN ONE IDENTIFICATION MARK SHALL BE LOCATED ADJACENT TO PIN ONE.
- 3. ALL LEADS IN DIMENSIONS 6 AND C INCREASE BY 3 MILS MAX. WHEN TIN PLATE /SOLDER DIP LEAD FINISH IS APPLIED.
- 4. THE MINIMUM LIMIT FOR DIMENSION 61 MAY BE .030 INCH IN FOUR CORNER LEADS FOR PD 016, PD3 024, PDW 024, PD3 028, PDW 028.
- 5. D AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION.
- 6. E IS MEASURED FROM THE OUTSIDE OF LEADS AND 15 MILS BELOW PLANE OF PKG EXIT DEFINED BY LEAD TOP.
- 7. Q IS MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
- 8. L IS MEASURED FROM SEATING PLANE OR .040 INCH LEAD SHOULDER WIDTH/GAUGE HOLE SOCKET TO THE LEAD TIP.
- 9. WHEN STANDOFF HAS RADII, THE SEATING PLANE LOCATION IS DEFINED WHERE LEAD WIDTH EQUALS .040".
- 10. 'N' IS THE LEAD COUNT.

PHYSICAL DIMENSIONS* (continued) PL 032—32-Pin Plastic Leaded Chip Carrier










FRONT VIEW



PACKAGE	PL32		
JEDEC	MD-052(A)AE		
SYMBOL	MIN	MAX	
A	.125	.140	
A1	.080.	.095	
D	.485	.495	
D1	.447	.453	
D2	.390	.430	
D3	.300	REF	
E	.585	.595	
E1	.547	.553	
E2	.490	.530	
E3	.400	REF	
С	.009	.015	


NDTES:

Dwg rev AH; 10/99

SFZ

- 1. ALL DIMENSIONS ARE IN INCHES.
- DIMENSIONS "D' AND 'E' ARE MEASURED
- DIMENSIONS D1 AND E1 DD NDT INCLUDE CORNER
 MOLD FLASH. ALLOWABLE CORNER MOLD FLASH IS .010*
- A DIMENSIONS "A", "A1", "D2" AND "E2" ARE
- MEASURED AT THE POINTS OF CONTACT TO BASE PLANE
- TO CENTERLINE SHALL BE WITHIN ±.005".
- THE POCKET.
- 7. LEAD COPLANARITY SHALL BE WITHIN .004" AS MEASURED FROM SEATING PLANE, COPLANARITY IS MEASURED PER AMD 06-500.
- 8. LEAD TWEEZE SHALL BE WITHIN .0045" ON EACH SIDE AS MEASURED FROM A VERTICAL FLAT PLANE. TWEEZE IS MEASURED PER AMD 06-500.
- LEAD POCKET MAY BE RECTANGULAR (AS SHOWN) OR OVAL. IF CORNER LEAD POCKETS ARE CONNECTED THEN 5 MILS MINIMUM CORNER LEAD SPACING IS REQUIRED.

PHYSICAL DIMENSIONS* (continued) TS 032—32-Pin Standard Thin Small Outline Package



Package	TS 32		
Jedec	MO-142 (B) BD		
Symbol	MIN	NDM	MAX
A	-	-	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
ci	0.10	-	0.16
с	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	7.90	8.00	8.10
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0*	3*	5*
R	0.08	_	0.20
N	32		

NOTES

- 🛆 CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
- (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ∠ `PIN 1 IDENTIFIER FOR STANDARD PIN DUT (DIE UP).
- A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- ▲ DIMENSIONS DI AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm <0.0059*> PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031') TOTAL IN EXCESS OF & DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028').
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039') AND 0.25mm (0.0098') FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004*) AS MEASURED FROM THE SEATING PLANE.
- A DIMENSION 'e' IS MEASURED AT THE CENTERLINE OF THE LEADS.

* For reference only. BSC is an ANSI standard for Basic Space Centering.

REVISION SUMMARY Revision A (August 12, 1999)

Initial release. The SF29F010B replaces the Am29F010A data sheet (22181B+1).

Revision A+1 (September 22, 1999)

Device Bus Operations

Sector Protection/Unprotection: Corrected the publication number for the programming supplement.

Revision A+2 (September 27, 1999)

Erase and Programming Performance table

In Notes 1 and 6, corrected the erase cycle endurance to 1 million cycles.

Revision B (November 12, 1999)

AC Characteristics—Figure 9. Program Operations Timing and Figure 10. Chip/Sector Erase Operations

Deleted $t_{\mbox{GHWL}}$ and changed OE# waveform to start at high.

Physical Dimensions

Replaced figures with more detailed illustrations.

Revision C (November 28, 2000) Global

Added table of contents. Removed Preliminary status from document.

Ordering Information

Deleted burn-in option.

Revision C+1 (November 18, 2002) Ordering Information

Deleted the PE (PDIP, Extended Temperature Range) combination from the 45, 55, and 70 ns speed options.

Operating Ranges

Changed Case Temperature to Ambient Temperature.

Revision C+2 (September 22, 2004)

Added PB-Free option to Standard Ordering Matrix.

Updated Valid Combinations

Revision C+3 (April 5, 2005)

Added PE nomenclature to Valid Combinations.

Revision C+4 (August 23, 2005)

Added Pb-free option for PLCC and PDIP packages.

Revision C+5 (January 4, 2006)

Deleted TSR032 32-pin Reverse TSOP option.

Revision C6 (July 27, 2006)

Added notice to first page of data sheet and cover page.

Revision C7 (October 31, 2006)

Removed notice to first page of data sheet and cover page.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion Inc. will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products

Trademarks

Copyright ©1997-2006 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. ExpressFlash is a trademark of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Copyright ©2006 Spansion Inc. All rights reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, HD-SIM, and combinations thereof, are trademarks of Spansion Inc. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies